User Tools

Site Tools


home_page

Announcements

  • This year's 2014 SESAAI meeting will be held on Wednesday, November 12, 2014, in the Mitchell Earth Sciences Building, Hartley Conference Center, Stanford University (tentative agenda to be available by late October).
  • 2013 SESAAI meeting on November 5, 2013 (see meeting agenda for presentation slides).
  • Slides from 2011 SESAAI meeting on December 5, 2011.

About SESAAI

The goals of SESAAI are to:

  • Evaluate modern High Performance Computing (HPC) architectures for reservoir-simulation and seismic-imaging algorithms.
  • Develop new algorithms that take advantage of modern HPC architectures.
  • Develop “data streaming” abstractions that facilitate efficient porting of reservoir-simulation and seismic-imaging codes to modern HPC architectures.
  • Influence the future technological offering by Information Technology (IT) companies to better meet needs of reservoir-simulation and seismic-imaging algorithms.

Background

High performance computing has entered a period of rapid change. The emergence of multi-core and many-core architectures along with the increasing competitiveness of hardware accelerators such as General Purpose Graphical Processing Units (GPGPU) and Field Programmable Gate Arrays (FPGA) present opportunities of rapid cost/performance gains.

However, it also creates great uncertainty on which, among all the possible modern HPC architectures, best fits the computational needs of Earth Sciences. Furthermore, taking full advantage of these architectures will require more than simple adaptation of existing algorithms to new hardware; it will require the design of new numerical algorithms and the development of new programming models that enable fast and efficient implementation.

In the past few years, CEES has been successful in exploring the opportunities and challenges introduced by new architectures. It has collaborated with IT vendors by providing clear description of important industry specific methods that could be better supported by future hardware devices. CEES has also an ongoing collaboration with the Pervasive Parallelism Laboratory in the Computer Sciences Department at Stanford.

Potential post-docs

We are currently looking for one to two post docs.

home_page.txt · Last modified: 2014/09/16 10:03 by diane